Abstract--A design of a comparator for an all HTC superconductive 4-bit flash A/D converter is proposed and discussed. The design has been simulated and optimized using the PSCAN computer package [1,2]. The required junction and circuit parameters are thus calculated and compared with the experimental junction parameters. The operating temperature is intended to be as high as 40 K.
I. INTRODUCTION
The basic element in the flash AD converter is the comparator, which is a one-junction SQUID, as proposed by KO [3, 4] . This device converts the analog input current to a periodic junction current I, [5] . In order to sample the junction current, the basic one-junction SQUID is extended with an additional junction, the so-called sample junction J,. This circuit, a quasi-one junction SQUID (QOS), is drawn in fig. 1 .
The basic equation for this QOS circuit, using a DC approximation, is: which can be approximated for low bias currents by:
'phJ=P$w, ( 
2)
Fig
DESIGN
The design of a QOS operating at relatively high temperatures is facing the problem of thermally induced switching of the junction current when using a low critical current junction. The noise sensitivity is determined by the barrier energy with respect to the thermal energy EJ/Eth= Cp,I&.rrk,T. For proper operation this factor should have a high value. Assuming a value of Ej/Eth= 100, the critical current I, should be higher than 17.6, 168 and 322 pA, respectively for temperatures of 4.2, 40 and 77 K.
Because the QOS threshold curve should be single valued, PL should be smaller than 1, for high frequency operation in the GHz range preferably less than 0.5 [3,4]. From this the maximal allowed value of the loop inductance can be estimated at 1.65 pH for I,= 100 pA. This small inductance can not be implemented by using holes or washers, because the structure containing the Josephson junctions should be of (sub)micrometer dimension. In this design an inductance implemented as a stripline above a ground plane is proposed to realise the inductance of the order of 1 picoHenry in the QOS. The thus obtained inductances can be estimated using the approach of Chang [lo]. In the calculations of the stripline inductances, a penetration depth of 12=145 nm was used for the superconductor at 40 K. The typical inductance is estimated at 0.13 pH/pm for a stripline of width w= 5 pm, superconducting electrode thicknesses of 100 nm and an interspacing of also 100 nm. The junctions are ramp type YBCO/PBCO/YBCO junctions [ 111 and in this QOS design located on two different ramps, as can be seen in fig. 2 . In this figure the inductance, as lumped circuit element between the two junctions, is clearly visible. For frequencies higher than 1 MHz another design using a separate ground plane will be necessary.
According to Gao [12] , the junction capacitance is estimated at 1014 F, using the RSJ model and the hysteresis of the IV curve at 4.2 K. The capacitance parallel to the junctions, due to the two superconductive thin films separated by a thin inter layer, is much higher. This parasitic parallel capacitance is of the order 1 pF for typical overlap areas of lo3 pm2 and a 100 nm thick inter layer (using lo' Fcm-' and a dielectric constant 3 to 4~~) . The
McCumber hysteresis parameter & has a high value due to a relative high R, and C value. Assuming R,= 10-100 Ohm, according to Gao [12] for this kind of junctions, &= 30 to 3000 (Io= 100 pA, C= 1 pF). This pc value can be reduced in a future design by carefully minimizing the overlap of the electrodes.
FABRICATION
The fabrication of the quasi-one junction SQUIDS is similar to the process of single ramp type junction fabrication. An additional ex-situ process step is involved to produce the second ramp for the sample junctions J,. For in 20 kPa 0, atmosphere to 400 "C during % hr., to room temperature during % hr.
clarity, the fabrication contains the following process steps. This last etching step is performed in a parallel plate reactor at a rf sputter power of 80 Watt (on 5 sec., off 10 sec.), a self-bias of 610 V and an argon pressure of 2.5 Pa. The resulting etch rate is about 8 ndmin. In this final step the junctions, including voltage and current paths as well as the stripline inductance located in between the two junctions on top of the PBCO inter layer, are structured.
IV. RESULTS

A. Simulations
The simulations of the quasi one-junction SQUID have been performed using the PSCAN package [1,2] . The units of current and voltage in the simulations were respectively 0.1 mA and 0.1 mV, resulting in units of resistivity, inductance, capacity, frequency and time which are respectively 1 Ohm, 3.295 pH, 3.295 pF, 0.304 THz and 3.25 ps. The transient response of the current through junction J, on a sinusoidal input current I, of 100 MHz is shown in Fig. 3 . For this circuit, using the realistic parameters PL= 0.5, pa= 30, pes= 3, I&= 10 and I,R,= lmv) as determined in the second paragraph, a smooth and nice response is visible on the sinusoidal input current with amplitude 5 mA (corresponding to exact 4Q0). With the same parameters but at a frequency of 1 GHz, some oscillations of the junction current IJo occur after this current has changed sign and especially at moments when the input current rapidly changes value. This is also visible in Fig. 4 , in which the dynamic response is presented for a sinusoidal input current I, of 1 GHz and an equivalent amplitude @,=L&= 4@.,. From this figure it can be observed that, although the static response curve (dashed line) shows no hysteresis, because &,=OS< 1, the dynamic curve at 1 GHz (but also at a several 10 MHz) does. This inherent dynamic behaviour of the circuit is probably within acceptable limits up to 1 GHz, as reported by others [4,9].
An example of QOS response on a sinusoidal input current I, and a pulsed current applied to the bias input is presented in Fig. 5 . The junction parameters are the same as in Fig. 3 and 4 . The frequency is 10 MHz however, and the amplitude of the sinusoidal input current is equivalent to 1 0,. The sample pulses, applied on the bias input, have a frequency of 500 MHz (50 pulses/period, pulse width 200 ps) and an amplitude equal to the critical current of junction J,. As can be seen in Fig. 5 , the QOS responds with voltage pulses that are periodic with the input current I,. Switching of J, to the voltage state, as response on an applied pulse, is observed in the dynamic simulations in particular at input currents I, for which the flux in the QOS is about (2mk l)0&. This dynamic respons on short pulses is slightly different from the expected behaviour within a static model, which also neglects the parallel current path through J, and L. In that case switching of J, to the voltage state can be expected when the current through J, is positive, which occurs when the applied flux is O<G<Q,,/2 (+ma,). As mentioned before, fine tuning to obtain a real periodic pulsation of the QOS can be achieved by changing the pulse amplitude and the DC bias level. 
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In a first attempt to realise a QOS it was found that it is very important to deposit particle free films of YBCO and PBCO. Films containing crystallites are not suited for use in a comparator of the proposed design, because of the induced shorts in the electrode overlap area and the nonreproducible and uncontrollable junction properties. As an example, the top view of a structured QOS is shown in Fig. 6 . As can be seen in this figure, the YBCO/PBCO/YBCO films have many granular outgrowths. This problem can be solved by optimizing the deposition conditions as has been shown in the past [11, 12] . slightly shifted compared with the value expected from a static QOS model, which predicts an applied flux value for pulse-induced switching between 0 and (a& (?ma,). A first realisation shows the importance of a smooth YBCO/PBCO multi layer structure. Granular films with out-growths are not applicable due to the many resulting shorts in the relative large electrode overlap area and the uncontrollable junction parameters.
